Document made available under the Patent Cooperation Treaty (PCT)

International application number: PCT/GB05/000895

International filing date: 09 March 2005 (09.03.2005)

Document type: Certified copy of priority document

Document details: Country/Office: GB

Number: 0405283.3

Filing date: 09 March 2004 (09.03.2004)

Date of receipt at the International Bureau: 02 May 2005 (02.05.2005)

Remark: Priority document submitted or transmitted to the International Bureau in

compliance with Rule 17.1(a) or (b)









The Patent Office Concept House Cardiff Road Newport South Wales NP10 8QQ

I, the undersigned, being an officer duly authorised in accordance with Section 74(1) and (4) of the Deregulation & Contracting Out Act 1994, to sign and issue certificates on behalf of the Comptroller-General, hereby certify that annexed hereto is a true copy of the documents as originally filed in connection with the patent application identified therein.

In accordance with the Patents (Companies Re-registration) Rules 1982, if a company named in this certificate and any accompanying documents has re-registered under the Companies Act 1980 with the same name as that with which it was registered immediately before reregistration save for the substitution as, or inclusion as, the last part of the name of the words "public limited company" or their equivalents in Welsh, references to the name of the company in this certificate and any accompanying documents shall be treated as references to the name with which it is so re-registered.

In accordance with the rules, the words "public limited company" may be replaced by p.l.c., plc, P.L.C. or PLC.

Re-registration under the Companies Act does not constitute a new legal entity but merely subjects the company to certain additional company law rules.

Signed

Dated

12 April 2005

Patents Form 1/77.

0 9 MAR 2004

LOMBO



LOHARO4 E879524-5 002718 / 001/7700 0100-0405283.3 CHEQUE //

Request for grant of a patent

(See the notes on the back of this form. You can also get an explanatory leaflet from the Patent Office to help you fill in this form)

_ 9 MAR 2004

The Patent Office

Cardiff Road Newport South Wales NP10 8QQ

1. Your reference

(Rule 16)

P10683GBA/SSA/TC

2. Patent application number (The Patent Office will fill this part in)

0405283.3

3. Full name, address and postcode of the or of each applicant (underline all surnames)

Aspex Technology Limited Denmark House Denmark Street, High Wycombe Buckinghamshire HP11 2ER United Kingdom

Patents ADP number (if you know it)

08529026001

If the applicant is a corporate body, give the country/state of its incorporation

England and Wales

4. Title of the invention

Multi-port memory for flexible and space efficient corner turning networks in associative processors

5. Name of your agent (if you have one)

David Keltie Associates

"Address for service" in the United Kingdom to which all correspondence should be sent (including the postcode)

Fleet Place House 2 Fleet Place London EC4M 7ET United Kingdom

Patents ADP number (if you know it)

040145020006 🗸

 Priority: Complete this section if you are declaring priority from one or more earlier patent applications, filed in the last 12 months.

Country

Priority application number (if you know it)

Date of filing
(day / month / year)

7. Divisionals, etc: Complete this section only if this application is a divisional application or resulted from an entitlement dispute (see note f)

Number of earlier UK application

Date of filing (day / month / year)

 Is a Patents Form 7/77 (Statement of inventorship and of right to grant of a patent) required in support of this request?
 Answer YES if:

- a) any applicant named in part 3 is not an inventor, or YES
- there is an inventor who is not named as an applicant, or
- c) any named applicant is a corporate body.
 Otherwise answer NO (See note d)

Patents Form 1/77

 Accompanying documents: A patent application must include a description of the invention.
 Not counting duplicates, please enter the number of pages of each item accompanying this form:

Continuation sheets of this form

Description 8

8 -

Claim(s)

Abstract

Drawing(s) 5 1 5 5 7

10. If you are also filing any of the following, state how many against each item.

Priority documents

Translations of priority documents

Statement of inventorship and right to grant of a patent (Patents Form 7/77)

Request for a preliminary examination and search (Patents Form 9/77)

Request for a substantive examination
(Patents Form 10/77)

Any other documents (please specify)

11. I/We request the grant of a patent on the basis of this application.

Signature(s)

David Kellie Assistor

Date 9 March 2004

 Name, daytime telephone number and e-mail address, if any, of person to contact in Ted Chwu the United Kingdom

020 7329 8888

Warning

After an application for a patent has been filed, the Comptroller of the Patent Office will consider whether publication or communication of the invention should be prohibited or restricted under Section 22 of the Patents Act 1977. You will be informed if it is necessary to prohibit or restrict your invention in this way. Furthermore, if you live in the United Kingdom, Section 23 of the Patents Act 1977 stops you from applying for a patent abroad without first getting written permission from the Patent Office unless an application has been filed at least 6 weeks beforehand in the United Kingdom for a patent for the same invention and either no direction prohibiting publication or communication has been given, or any such direction has been revoked.

Notes

- a) If you need help to fill in this form or you have any questions, please contact the Patent Office on 08459 500505.
- b) Write your answers in capital letters using black ink or you may type them.
- c) If there is not enough space for all the relevant details on any part of this form, please continue on a separate sheet of paper and write "see continuation sheet" in the relevant part(s). Any continuation sheet should be attached to this form.
- d) If you have answered YES in part 8, a Patents Form 7/77 will need to be filed.
- e) Once you have filled in the form you must remember to sign and date it.
- f) Part 7 should only be completed when a divisional application is being made under section 15(4), or when an application is being made under section 8(3), 12(6) or 37(4) following an entitlement dispute. By completing part 7 you are requesting that this application takes the same filing date as an earlier UK application. If you want the new application to have the same priority date(s) as the earlier UK application, you should also complete part 6 with the priority details.

Multi-port memory for flexible and space efficient corner turning networks in associative processors

A typical SIMD parallel processor architecture comprises a large capacity external memory, known as the Secondary Data Store (SDS) and a Primary Data Store (PDS) - which may be considered to be the local data store of a SIMD processor. If the SIMD processor is bit-serial in nature, then the typical organisation of the PDS is a single word of PDS memory per SIMD processing element.

As embodied in Aspex's ASP (Associative String Processor) architecture, the PDS is a dual-ported orthogonal memory, providing a corner-turning function whereby the data items for each SIMD processing element are presented as a sequence of bit-parallel, word-serial transfers - which are subsequently transferred to the SIMD processor(s) in a bit-serial, word-parallel fashion. The invention is an extension to Aspex's existing PDS memory architecture, exploiting the full width of the PDS word-serial interface to transfer a packed word comprising a number of data items, where an item may be any power-of-two multiple of 8-bits (i.e. 8, 16, 32 etc.) up to the full width of the data interface. During a single data load the PDS, being stored into a number of adjacent word rows, one item per word row (i.e. per SIMD processing element). The invention also supports an extension to bit-serial, word-parallel transfer, whereby the bit-serial transfer of the items into the registers of the SIMD processing elements only requires 'N' instruction cycles, where N is the precision of the data items being transferred. These operations are fully orthogonal and may apply to data dump as well as data load operations.

1. Introduction

The invention is intended for use in digital computers. More specifically, digital computers that have a Single Instruction Multiple Data (SIMD) data processor.

A particular sub-class of SIMD data processors is known as associative processors. Such processors utilise a class of memory known as associative or content-addressable memory. Such memories, as the name implies, do not operate by addressing the memory location in the conventional sense, but rather they compare the stored contents of a pre-defined field (or set of bits) of all memory words with a global bit pattern (comprising one or more bits). Those memory words which match the applied pattern during the operation (which is variously known as searching, matching or tagging) are marked in some way (tagged) in order that they might subsequently participate in a later operation which will, in some manner, modify the stored contents of the memory.

The internal organisation of such memories are generally classified into:

- 1. word organised (i.e. memories whereby a bit parallel pattern may be used as the basis of the search) and the bit-parallel comparison is carried out in a single indivisible operation, or
- 2. bit-serial (i.e. only a single bit may be used as the basis of the search).

In the latter class of memories, bit-parallel searches may be emulated by repeated application of bit-serial searches.

In order to facilitate the transfer of information from a conventional memory sub-system (i.e. RAM) into the content addressable memory, a class of memory known as orthogonal memory may be employed. This invention will introduce a novel kind of orthogonal memory known as the *Primary Data Store (PDS)*.

This has the facility to introduce data into the PDS using conventional transfers (i.e. word sequential) from the memory-subsystem (i.e. RAM). In this description such transfers will be classified as secondary transfers.

Subsequently, the data stored in the PDS can be transferred bit-serially (also known as column sequential) into the associative memory which makes up the associative processor.

2. Description

2.1. Invention

The present invention is directed to a novel class of orthogonal memory that is organised to provide secondary transfers of multiple items of data, where those items of data are generally — although not necessarily — powers-of-2 sub-divisions of the entire secondary word width.

A specific embodiment of the present invention will allow transfers of:

- 8 x 8-bit items
- 4 x 16-bit items
- 2 x 32-bit items
- 1 x 64-bit items

where – in this case – the secondary word width is 64-bits. Such transfers will allow the reading or writing of the items described above in a single memory clock cycle.

The orthogonal memory will be organised so that the items described above will be transferred to (or from) designated fields of the PDS memory which are in contiguous — or adjacent — memory words.

The embodiment employs a encoding scheme for the selection of the fields of PDS which are to be read or written, such that the number of word selects wires needing to be accommodated in a given word row is sensibly minimised.

The embodiment makes use of the shifting word pointer which increments down the word rows in steps configured to match the number of data items transferred. The provision of a shifting pointer organised as a multi-mode shift register allows the invention to readily support fault tolerance by the automatic or user defined bypass of faulty word rows by the provision of a bypass network and appropriate switches. Such fault-tolerance would generally — although not necessarily — be accompanied by the provision of spare word rows.

Furthermore, the embodiment provides for the items transferred in the secondary transfer described above to be transferred to the associative memory in a bit-serial (also known as column sequential) manner — a transfer known here as a Primary Data Transfer (PDT). This transfer will allow for the reading or writing of the corresponding bit of each designated data item between the PDS and the associative memory in one associative machine cycle.

The transfer modes available mimic those of the secondary transfers described above, i.e.

- D8
- D16
- D32
- D64

A encoding scheme is used for the selection of the bits of PDS which are to be read or written, such that the number of bit select wires needing to be accommodated in a given bit column is sensibly minimised.

The embodiment also makes provision for primary transfers to and from the PDS to be masked by the introduction of a mask bit per word row.

The combination of the row and column encoding schemes and selective wiring of the memory bit-cells to the row or column selects allows a memory cell which is not significantly larger than a conventional orthogonal memory cell, but which supports a variety of data sizes and efficiently packed data transfers.

2.2. Prior Art

- Corner turning networks
- Orthogonal Memories

2.3. Detailed Description

2.3.1. ASProCore Architecture

In general, one may consider the ASProCore to be an array of Associative Processing Elements (APEs) of arbitrary size, with the actual number of physical APEs depending upon the implementation technology. The modular-MPC technology - of which ASProCore is a family member - allows the flexible connection of modules into parallel processing System-on-Chip (SoC) solutions. The ASProCore standard allows multiple cores to be transparently connected via a common ASProCore Global Bus (AGbus) standard, with independent IO scalability via the ASProCore Local Bus (ALbus).

2.3.1.1. ASProCore organisation

A block diagram of the internal architecture of the ASProCore is given in Figure 1, which shows only eight APEs for clarity. The ASProCore has several major features:

- 1. a 64-bit wide data register which is accessible in serial, D16 and D32 modes,
- 2. a 128-bit wide auxiliary data register which is accessible in serial mode only,
- 3. a 8-bit wide activity register,
- 4. an ALU per APE, with an associated carry register (CR),
- 5. three tag registers (TR1, TR2 and TR3),
- 6. two registers denoting the activated state of the APEs (AR1, AR2),
- 7. an Inter-APE Communications Channel (ICC),
- 8. an associated Primary Data Store (PDS) which is accessible in D8, D16, D32 and D64 modes.

2.3.2. Primary Data Store (PDS) Behavior

The internal structure of the PDS is shown in Figure 2. Each word row has:

- 1 x 64-bit PDS data register
- 1-bit SDT row pointer shift register
- 1-bit PDT load data register
- PDT conditional mask logic

The Secondary Data interface to the PDS is known as the ASProCore Local bus (ALbus). The shift register is routed via this bus interface to facilitate modularity. The ends of this shift register (viz. PCI and PCO) may be simply chained together to assemble modular IO configurations.

2.3.2.1. Secondary Data Transfers

Secondary Data Transfers (SDT) transfer data between the PDS and the ALbus. The PDS SDT pointer register in a PE is used to determine whether the associated PDS data register takes part in a data read or write operation.

Two methods are provided to initialise the pointer shift register:

1. load the pointer register from the PE tag register (TR1) under program control, or

execute a pointer initialisation cycle on the local data interface.

An ASProCore configured as Start of (I-O) Channel (SOC) will automatically respond to an SDT initialisation cycle to initialise a pointer at the head of the memory module.

Normal secondary transfers comprise:

1. a write cycle on the local data interface. The SDT pointer shift-register will post-shift following the data write, or

a read cycle on the local data interface. The SDT pointer shift-register will post-shift following the data read.

Secondary transfers take place in D8, D16, D32 or D64 modes, which are defined as:

- D8 transfers are based upon a secondary transfer word comprising eight bytes packed into a 64-bit word. The transfers will read/write each byte from/to eight separate APEs and the shift register will advance by eight APEs upon completion of the transfer (see Figure 3(a)).
- D16 transfers are based upon a secondary transfer word comprising four D16 items packed into a 64bit word. The transfers will read/write each D16 item from/to four separate APEs and the shift register will advance by four APEs upon completion of the transfer (see Figure 3(b)).
- D32 transfers are based upon a secondary transfer word comprising two D32 items packed into a 64-bit word. The transfers will read/write each D32 item from/to two separate APEs and the shift register will advance by two APEs upon completion of the transfer (see Figure 3(c)).
- D64 transfers are based upon a secondary transfer word comprising a single D64 item. The transfers will read/write each D64 item from/to the selected APE and the shift register will advance upon completion of the transfer (see Figure 3(c)).

The illustrations of Figure 3 show the effect of a single secondary transfer. The labelled fields of the selected memory words will be transferred to/from the secondary interface in a single clock cycle.

Primary Data Transfers 2.3.2.2.

A PDT (Primary Data Transfer) operation performs the read and/or write of the PDS (Primary Data Store) memory bit-column.

Data may be transferred between a selected bit of the PDS registers and a selected bit of the APE data registers. This transfer is known as a Primary Data Transfer (PDT). These transfers take place under the control of the AGbus. Transfers occur bit-serially and take place in D8, D16, D32 or D64 modes:

- All D8 items in the PDS words are transferred to/from the APE data registers simultaneously (see Figure 4(a)).
- All D16 items in the PDS words are transferred to/from the APE data registers simultaneously (see Figure 4(b)).
- All D32 items in the PDS words are transferred to/from the APE data registers simultaneously (see
- All D64 items in the PDS words are transferred to/from the APE data registers simultaneously (see Figure 4(d)).

The illustrations of Figure 4 show the effect of a sequence of primary transfers. The labelled fields of the selected memory words will be transferred to/from the primary interface over multiple clock cycles, where each bit of the transfer takes a complete associative processing instruction cycle.

2.3.2.2.1. Data Dump

A data dump involves the transfer of a selected data bit from the APE data registers to the PDS via the Tag Register (TR1).

2.3.2.2.2. Data Load

A data load involves the transfer of data from the PDS to the APE Data Registers. Data will be transferred to the APEs via the activation register (AR1).

2.3.2.2.3. Data Exchange

An exchange comprises the transfer of a selected data bit from the APE data registers to the PDS via the Tag Register (TR1) with a simultaneous data transfer to the APEs via the activation register (AR1).

Primary Data Transfers to or from the PDS may be made conditional on the state of TR2 per APE (i.e. the read or write may be masked by TR2).

2.3.3. Primary Data Store (PDS) Organisation

2.3.3.1. Memory Cell

The PDS memory cell is shown in Figure 5 and it is based upon a conventional six-transistor static RAM cell, where the transistor 501 and 502 provide the path to either:

- write secondary data from the SDTD (SDT data) and SDTDB (SDT data bar) to the memory cell when strobed with SDTRW, or
- read secondary data from the memory cell onto the SDTD (SDT data) and SDTDB (SDT data bar) bit lines when strobed with SDTRW.

This memory cell is extended by the provision of devices 503, 504, 505 and 506. These transistors provide for:

- write primary data from the PDTD (PDT data) and PDTDB (PDT data bar) to the memory cell when strobed with PDTRW and enabled by PDTEN, or
- read primary data from the memory cell onto the PDTD (PDT data) and PDTDB (PDT data bar) bit lines when strobed with SDTRW and enabled by PDTEN.

2.3.3.2. Secondary Transfer (Word Row) Encoding

The transfer of secondary data into designated fields of the memory words, in one or more adjacent word rows of the memory block is effected by an inventive claim of this patent, namely the combination of an encoding of the word select (viz. SDTRW) in Figure 5 into four separate SDTRW lines, namely SDTRW_D, SDTRW_C, SDTRW_B and SDTRW_A, combined with the wiring of bit cells to these named strobes in a particular pattern which repeats itself every eight word rows.

The pattern is defined as:

row address MOD 8	bit column address								
	[6356]	[5648]	[4740]	[3932]	[3124]	[2316]	[158]	[70]	
0	D	D	D	D	С	С	В	A	
1	С	С	С	С	В	В	A	D	
2	D	D	В	В	С	A	С	С	
3	В	В	С	С	А	D	D	D	
4	D	D ·	D	A	С	С	В	В	
5	C	C	A	С	В	В	D	D	
6	D	A	В	В	C	С	С	C	
7	A	В	С	С	D	D	D	D	

where the column index corresponds to the bit column address, and the row index corresponds to the row address MODULO 8. An entry with the letters 'A', 'B', 'C' and 'D' implies that memory cell is wired to the rwo strobe (viz SDTRW) with the same suffix.

The generation of the SDTRW_D, SDTRW_C, SDTRW_B and SDTRW_A rows strobes is made according to the following logic equations:

row address MOD 8	. Row Strobe logic expressions
	$SDTRW_A[0] = RS[0]$
0	$SDTRW_B[0] = \sim D8.RS[0]$
Ŭ	$SDTRW_C[0] = (D32+D64).RS[0]$
	SDTRW_D[0] = D64.RS[0]
	SDTRW A[1] = (D8+D64).RS[1]
1	SDTRW_B[1] = (D16+D64).RS[1]
1	$SDTRW_C[1] = (D32+D64).RS[1]$
	SDTRW_D[1] = D64.RS[1]
	$SDTRW_A[2] = \sim D16.RS[2]$
2	$SDTRW_B[2] = (D16+D64).RS[2]$
2	$SDTRW_C[2] = (D32+D64).RS[2]$
	SDTRW_D[2] = D64.RS[2]
	$SDTRW_A[3] = (D8+D64).RS[3]$
3	$SDTRW_B[3] = \sim D8.RS[3]$
3	$SDTRW_C[3] = (D32+D64).RS[3]$
	$SDTRW_D[3] = D64.RS[3]$
	$SDTRW_A[4] = (D8+D64).RS[4]$
4	$SDTRW_B[4] = \sim D8.RS[4]$
4	$SDTRW_C[4] = (D32+D64).RS[4]$
	SDTRW_D[4] = D64.RS[4]
	SDTRW_A[5] = ~D16.RS[5]
5	$SDTRW_B[5] = (D16+D64).RS[5]$
3	$SDTRW_C[5] = (D32+D64).RS[5]$
	SDTRW_D[5] = D64.RS[5]
	$SDTRW_A[6] = (D8+D64).RS[6]$
	$SDTRW_B[6] = (D16+D64).RS[6]$
6	$SDTRW_C[6] = (D32+D64).RS[6]$
	SDTRW_D[6] = D64.RS[6]
	SDTRW_A[7] = RS[7]
	SDTRW_B[7] = ~D8.RS[7]
7	SDTRW C[7] = (D32+D64).RS[7]
	SDTRW D[7] = D64.RS[7]

where the designator RS[n] is the Row Select input associated with the given word row (i.e. RS[n] is the row select for word row n). The row selects are derived according to the network shown in Figure 6.

The SDT row pointer shift register is organised so that it advances (skips) according to the selected I-O mode. For example, transfers in D8 mode will cause the register to advance in steps of 8, i.e. shifting from BIT[0] to BIT[8] to BIT[16] etc. Similarly, transfers in D16 mode will cause the register to advance in steps of 4, i.e. shifting from BIT[0] to BIT[4] to BIT[8] etc.

2.3.3.3. Primary Transfer (Bit Column) Encoding

The transfer of primary data between designated fields of the memory words, to or from a given bit of one or more adjacent word rows of the memory block is effected by an inventive claim of this patent, namely the combination of an encoding of the column enable select (viz. PDTEN) in Figure 5 into four separate column PDTEN lines, namely PDTEN _D, PDTEN _B and PDTEN _A, combined with the wiring of bit cells to these named enables in a particular pattern which repeats itself every eight word rows.

The pattern is defined as:

row	bit column address								
address MOD 8	[6356]	[5648]	[4740]	[3932]	[3124]	[2316]	[158]	[70]	
0	D	D	D	D	С	С	В	A	
1	C	C	С	C	В	В	A	D	
2	D	D	В	В	C	A	С	С	
3	В	В	С	C	A	D	D	D	
4	D	D	D	A	С	С	В	В	
5	C	С	A	С	В	В	D	D	
6	D	A	В	В	C	С	С	C	
7	A	В	С	С	D	D	. D	D	

where the column index corresponds to the bit column address, and the row index corresponds to the row address MODULO 8. An entry with the letters 'A', 'B', 'C' and 'D' implies that memory cell is wired to the column enable (viz PDTEN) with the same suffix.

The generation of the PDTEN _D, PDTEN _C, PDTEN _B and PDTEN _A column enables is made according to the following logic equations:

byte address	column address	Row Strobe logic expressions
		PDTEN A[70] = BS[0].CS[70]
		PDTEN $B[70] = -D8. BS[0].CS[70]$
0	70	PDTEN $_{\text{C}[70]} = (D32+D64)$. BS[0].CS[70]
		PDTEN _D[70] = D64. BS[0].CS[70]
	158	PDTEN A[158] = (D8+D64). BS[1].CS[158]
		PDTEN_B[158] = ~D8. BS[1].CS[158]
1		PDTEN $C[158] = (D32+D64)$. BS[1].CS[158]
		PDTEN_D[158] = D64. BS[1].CS[158]
· .	2416	PDTEN A[2416] = ~D16. BS[2].CS [2416]
		PDTEN_B[2416] = (D16+D64). BS[2].CS [2416]
2		PDTEN_C[2416] = (D32+D64). BS[2].CS [2416]
		PDTEN D[2416] = D64. BS[2].CS [2416]
		PDTEN_A[3125] = (D8+D64). BS[3].CS [3125]
	3125	PDTEN_B[3125] = ~D8. BS[3].CS [3125]
3		PDTEN C[3125] = (D32+D64). BS[3].CS [3125]
		PDTEN_D[3125] = D64. BS[3].CS [3125]
		PDTEN_A[3125] = (D8+D64). BS[4].CS [3932]
	3932	PDTEN B[3125] = ~D8. BS[3].CS [3932]
4		PDTEN _C[3125] = (D32+D64). BS[4].CS [3932]
		PDTEN_D[3125] = D64. BS[4].CS [3932]
	4740	PDTEN A[2416] = ~D16. BS[5].CS [4740]
_		PDTEN_B[2416] = (D16+D64). BS[5].CS [4740]
5		PDTEN_C[2416] = (D32+D64). BS[5].CS [4740]
		PDTEN_D[2416] = D64. BS[5].CS [4740]
	5548	PDTEN_A[158] = (D8+D64). BS[6].CS[5548]
		PDTEN_B[158] = ~D8. BS[6].CS[5548]
6		PDTEN _C[158] = (D32+D64). BS[6].CS[5548]
		PDTEN_D[158] = D64. BS[6].CS[5548]
	6356	PDTEN_A[70] = BS[7].CS[6356]
7		PDTEN_B[70] = ~D8. BS[7].CS[6356]
7		PDTEN_C[70] = (D32+D64). BS[7].CS[6356]
		PDTEN_D[70] = D64. BS[7].CS[6356]

The definition of the BS[n] (i.e. Byte Select [n]) in the above equations is further given by the equations:

```
BS[0] = -A5.-A4.-A3.D64 + -A4.-A3.D32 + -A3.D16 + D8
```

where A5, A4 and A3 represent the corresponding bits of the column address specification. It is obvious that the derivation of the particular bit column address within the given byte field (i.e. CS) is derived in the normal manner from the lower three bits of the address (i.e. A2, A1 and A0).

 $BS[1] = \sim A5.\sim A4.A3.D64 + \sim A4.A3.D32 + A3.D16 + D8$

BS[2] = -A5.A4.-A3.D64 + A4.-A3.D32 + -A3.D16 + D8

 $BS[3] = \sim A5.A4.A3.D64 + A4.\sim A3.D32 + A3.D16 + D8$

 $BS[4] = A5.\sim A4.\sim A3.D64 + \sim A4.\sim A3.D32 + \sim A3.D16 + D8$

 $BS[5] = A5.\sim A4.A3.D64 + \sim A4.A3.D32 + A3.D16 + D8$

BS[6] = A5.A4.~A3.D64 + A4.~A3.D32 + ~A3.D16 + D8

BS[7] = A5.A4.A3.D64 + A4.~A3.D32 + A3.D16 + D8




Figure 1 ASProCore Array Architecture




Figure 2 PDS Organisation




Figure 3 Secondary Data Transfers




Figure 4 Primary Data Transfers




Figure 5 PDS memory bit cell




Figure 6 SDT Access Logic Routing Network

; A STATE OF THE STA